Port Index
$#! · 0-9 · A · B ·
C
· D · E · F · G · H ·
I
· J · K · L · M · N ·
O
· P · Q ·
R
·
S
· T · U · V · W · X · Y · Z
C
Cipherkey_DI
,
keyExpansion
Clk_CI
,
keyExpansion
I
In_DI
mixColumn
mixMatrix
sbox
subMatrix
subWord
O
Out_DO
mixColumn
mixMatrix
sbox
subMatrix
subWord
R
Reset_RBI
,
keyExpansion
Roundkey_DI
,
cipherRound
Roundkeys_DO
,
keyExpansion
S
Start_SI
,
keyExpansion
StateIn_DI
,
cipherRound
StateOut_DO
,
cipherRound
The cipher key (master key) for the encryption.
System clock.
32 bit input to the MixColumn function.
32 bit input to the MixMatrix function.
One byte input to the S-box.
16 byte input to be substituted using the AES S-box.
The four bytes to be substituted by using the AES S-box.
32 bit output from the MixColumn function.
32 bit output from the MixMatrix function.
One byte output from the S-box.
Substituted 12 bytes.
The four substituted four bytes.
Asynchronous, active-high reset.
The roundkey to be used for the cipher round.
The generated round keys.
Determines whether a new cipherkey has been applied or not.
The matrix to be fed into the cipher round.
The output from the cipher round.
Copyright © 2014 Integrated Systems Laboratory, ETH Zurich · Updated November 17th, 2014 ·
Generated by Natural Docs
AES-128
SystemVerilog Implementation
About
Summary
Sources
aes128
aes128Pkg
cipherRound
keyExpansion
mixColumn
mixMatrix
sbox
subMatrix
subWord
Index
Everything
Methods
Modules
Packages
Ports
Types
Everything
Methods
Modules
Packages
Ports
Types
Close