|
AES-128
1.0
Fully Unrolled VHDL Implementation of AES-128
|
| High-throughput implementation of AES-128 | |
| AES-128 key expansion | |
| AES substitude word function (SubWord) | |
| AES S-box | |
| AES substitute matrix function | |
| AES substitude word function (SubWord) | |
| AES-128 single cipher round | |
| AES substitute matrix function | |
| AES state MixColumn | |
| AES MixColumn operation (single column) |